



(10) PCIE\_REFCLKP << PCIE\_REFCLKP  
(10) PCIE\_REFCLKN << PCIE\_REFCLKN



(10) PCIE\_RXP[15..0] << PCIE\_RXP[15..0]  
(10) PCIE\_RXN[15..0] << PCIE\_RXN[15..0]

(10) PCIE\_TXP[15..0] << PCIE\_TXP[15..0]  
(10) PCIE\_TXN[15..0] << PCIE\_TXN[15..0]



PCIE\_VDDC: 1.0V-1.1V, +-5%, 2.5A

PCIE\_VDDR: 1.8V, +-5%, 700mA



M98 16P A12 MVD SLT BIN1



M98 16P A12 MVD SLT BIN1

PCIE\_PVDD AR38

PCIE\_PVDD

SP\_PVDD: 1.8V, +-5%, 35mA


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, but not limited to, implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Doc No. 105-B911xx-0A

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Wednesday, May 27, 2009  
Sheet 1 of 19


Rev 0































## External Thermal Sensor



**LDO #2: Vin = +1.8V +/-5%      Vout = +1.1V +/- 2%      Iout = 1.7A (TBV) RMS MAX**  
**PCB: 50 to 70mm sq. copper area for cooling**



Strap Name	Pin Straps description			Default Value
TX_PWRS_ENB	GPIO0	<b>Transmitter Power Savings Enable</b> 0 - 25% Tx output swing for mobile modes 1 - full Tx output swing (Default setting for Desktop)	GPIO0 and GPIO1 pulls up, need to be stuffed with Q251 if system board is controlling the P-CPL swing.	0
TX_DEEMPH_EN	GPIO1	<b>PCI Express Transmitter De-emphasis Enable</b> 0 - Tx de-emphasis disabled for mobile mode 1 - Tx de-emphasis enabled (Default setting for Desktop)		0
BIF_GEN2_EN	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.		1
DEBUG_I2C_ENABLE	GPIO6	Internal use only. This PAD HAS AN INTERNALPULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected, however, if it is connected to additional logic on the board, the logic must not allow this signal to be driven or pulled to any value except GND at reset.		0
MSI_DIS	VID_1	Disable Message Signalled Interrupt is both a ROM strap and a pin strap. The pin strap is only applicable if a BIOS ROM is not present.		0
AUDIO_EN	GPIO8	Enable HD Audio function in the PCI configuration space. 0 - Disable HD Audio 1 - Enable HD Audio		1
CONFIG[3]	GPIO9	GPIO9.13.12.11 (config 3.2.1.0): as # BIOS_ROM_EN = 1, then Config[3.0] defines the ROM Type: bs # BIOS_ROM_EN = 0, then Config[3.0] defines the Aperture size. Size of the primary memory apertures claimed in PCI configuration space		0101
CONFIG[2]	GPIO13	000 = 128MB 001 = 256MB 010 = 640MB 011 = 32MB		
CONFIG[1]	GPIO10	000 = 512MB 101 = 1GB 110 = 2GB 111 = 4GB		
CONFIG[0]	GPIO11			
BIF_CLK_PM_EN	DVALID	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled		0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device		1
VIP_DEVICE_STRAP_EN	VSYN	VSYN - VIP_DEVICE_STRAP_EN 0 - Driver would ignore the value sampled on VHAD_0 during reset. 1 - Driver would use the sampled value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (0 indicates yes, 1 indicates no)		0
VIP_DEVICE	VHAD_0	If VIP_DEVICE_STRAP_EN is set to '1', then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to '0', then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO		0
VGA_DIS	PSYN	PSYN - VGA DISABLE: 0 - VGA Controller capacity enabled 1 - The board is not recognized as the system's VGA controller	PSYN pull up needs to be stuffed with c6537 if system board is controlling the VGA capacity	0
HDMI_EN	HSYN	HSYN - HDMI_EN HDMI connector presence, 0 - No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI		1
RX_PLL_CALIB_BYPASS	GPIO21	Internal use only.		0
FORCE_COMPLIANCE_A	VID_3	Internal use only.		0

**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.**  
© 2007 Advanced Micro Devices, Inc.  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Any use, sale, or design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

**Title** M98 GDDR3 512MB MXM 3.0

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Wednesday, May 27, 2009

Rev 0

Title M98 GDDR3 512MB MXM 3.0

Doc No.	105-B911xx-0A
---------	---------------

## Optional Critical Temperature Fault



## Power Play

Optional VID for VDDC Setting



GPIO20	GPIO15	VDDC
0	0	TBD
0	1	TBD
1	0	TBD
1	1	TBD

See BOM for qualified values.

**R636, R639 share pad** | **R636**  **1K**  
Internal Reference is used when REFIN is pull-up to > 4.5V


### Optional MVDD Voltage Control

	GPIO6	MVDD
	0	TBD
	1	TBD

The diagram shows a red line representing a signal trace. A label '(2) GPIO6' with a double arrow points to a purple dot on this trace. A red line labeled 'VDDP3' with a downward arrow points to the same purple dot. Further down the trace, another red line with a downward arrow points to a ground symbol.

$V_{out} = V_{ref} * (1 + R_t/R_b)$   
 Dual:  $V_{ref} = 0.6V$ ,  $R_t = 10k$   
 Single:  $V_{ref} = 0.8V$ ,  $R_t = 10k$

$V_{out} = V_{ref} * (1 + R_t/R_b)$   
 Dual:  $V_{ref} = 0.6V$ ,  $R_t = 10k$   
 Single:  $V_{ref} = 0.8V$ ,  $R_t = 10k$



DESIGN MUST KEEP TEST POINTS AND TRACES OUT OF ASIC BALLS FOR DEBUG.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario















Date: Wednesday, May 27, 2009





Rev 0

Title M98 GDDR3 512MB MXM 3.0



Doc No.	105-B911xx-0A
---------	---------------




# Input Cap



# Output Cap











POWER UP SEQUENCE (not to scale)





CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
 © 2007 Advanced Micro Devices  
 The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario



Date: Wednesday, May 27, 2009  
 Sheet 18 of 19

Rev 0

File: M98 GDDR3 512MB MXM 3.0

Doc No: 105-B911xx-0A

<div>AMD</div>			Title		Schematic No.		Date:	
			M98 GDDR3 512MB MXM 3.0		105-B911xx-0A		Wednesday, May 27, 2009	
REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.					Rev 0
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	09/04/15	Initial design based on B909-00; A series resistor (R1000) and a shunt cap (C1000) are added to mem_rst signal					
</								